


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used [executable instructions constraint](#)

Found 778 of 164,603

Sort results by


[Save results to a Binder](#)
[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Display results


[Search Tips](#)
☐ Open results in a new window

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

### 1 [Limits of control flow on parallelism](#)

Monica S. Lam, Robert P. Wilson

 April 1992 **ACM SIGARCH Computer Architecture News , Proceedings of the 19th annual international symposium on Computer architecture**, Volume 20 Issue 2

 Full text available: [pdf\(1.30 MB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper discusses three techniques useful in relaxing the constraints imposed by control flow on parallelism: control dependence analysis, executing multiple flows of control simultaneously, and speculative execution. We evaluate these techniques by using trace simulations to find the limits of parallelism for machines that employ different combinations of these techniques. We have three major results. First, local regions of code have limited parallelism; and control dependence analysis ...

### 2 [Is SC + ILP = RC?](#)

Chris Gniady, Babak Falsafi, T. N. Vijaykumar

 May 1999 **ACM SIGARCH Computer Architecture News , Proceedings of the 26th annual international symposium on Computer architecture**, Volume 27 Issue 2

 Full text available: [pdf\(94.82 KB\)](#) [Publisher Site](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Sequential consistency (SC) is the simplest programming interface for shared-memory systems but imposes program order among all memory operations, possibly precluding high performance implementations. Release consistency (RC), however, enables the highest performance implementations but puts the burden on the programmer to specify which memory operations need to be atomic and in program order. This paper shows, for the first time, that SC implementations can perform as well as RC implementations ...

### 3 [Instruction Scheduling for Dynamic Hardware Configurations](#)

Elena Moscu Panainte, Koen Bertels, Stamatias Vassiliadis

 March 2005 **Proceedings of the conference on Design, Automation and Test in Europe - Volume 1**

 Full text available: [pdf\(165.23 KB\)](#) Additional Information: [full citation](#), [abstract](#)



Although the huge reconfiguration latency of the available FPGA platforms is a well-known shortcoming of the current FCCMs, little research in instruction scheduling has been undertaken to eliminate or diminish its negative influence on performance. In this paper, we introduce an instruction scheduling algorithm that minimizes the number of executed

## Freeform Search

---

<b>Database:</b>	US Pre-Grant Publication Full-Text Database
	<b>US Patents Full-Text Database</b>
	US OCR Full-Text Database
	EPO Abstracts Database
	JPO Abstracts Database
	Derwent World Patents Index
	IBM Technical Disclosure Bulletins

<b>Term:</b>	L71 and RSVP	 
--------------	--------------	--

<b>Display:</b>	<input type="text" value="30"/> Documents in <b>Display Format:</b> <input type="text" value="CIT"/> Starting with Number <input type="text" value="1"/>
-----------------	--

**Generate:** ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

---

---

### Search History

---

**DATE:** Monday, October 17, 2005   [Printable Copy](#)   [Create Case](#)

#### Set Name Query

side by side

#### Hit Count Set Name

result set

*DB=PGPB,USPT; PLUR=YES; OP=ADJ*

<u>L73</u>	L71 and RSVP	9	<u>L73</u>
<u>L72</u>	L71 and RESV	1	<u>L72</u>
<u>L71</u>	L70 and path near determination	10	<u>L71</u>
<u>L70</u>	constraint and LSR	382	<u>L70</u>
<u>L69</u>	L66 and instruction	1	<u>L69</u>
<u>L68</u>	L66 and determination	0	<u>L68</u>
<u>L67</u>	L66 and determination and path	0	<u>L67</u>
<u>L66</u>	L64 and LSP	5	<u>L66</u>
<u>L65</u>	L64 and LSR	0	<u>L65</u>
<u>L64</u>	constraint near RSVP	6	<u>L64</u>
<u>L63</u>	L61 and router	1	<u>L63</u>
<u>L62</u>	L61 and LSR	0	<u>L62</u>
<u>L61</u>	constraint near executable	6	<u>L61</u>
<u>L60</u>	constraint near executable and path and determination	0	<u>L60</u>
<u>L59</u>	L58 and router	0	<u>L59</u>
<u>L58</u>	L56 and path and determination	17	<u>L58</u>

<u>L57</u>	L56 and LSR	0	<u>L57</u>
<u>L56</u>	execute near constraints	52	<u>L56</u>
<u>L55</u>	L54 and LSR	1	<u>L55</u>
<u>L54</u>	L53 and forwarding near message	8	<u>L54</u>
<u>L53</u>	L52 and RSVP	113	<u>L53</u>
<u>L52</u>	executable adj instruction	26362	<u>L52</u>
<u>L51</u>	path near determination near policy	0	<u>L51</u>
<u>L50</u>	path near determination near constraint	0	<u>L50</u>
<u>L49</u>	L48 and loose	7	<u>L49</u>
<u>L48</u>	L47 and path and determination	53	<u>L48</u>
<u>L47</u>	L46 and LSR	89	<u>L47</u>
<u>L46</u>	constraints and message and RSVP	452	<u>L46</u>
<u>L45</u>	RSVP near constraints	0	<u>L45</u>
<u>L44</u>	l41 and constraint-based	0	<u>L44</u>
<u>L43</u>	L41 and RSVP	0	<u>L43</u>
<u>L42</u>	L41 and LSR	0	<u>L42</u>
<u>L41</u>	L40 and path	61	<u>L41</u>
<u>L40</u>	L38 and determination	98	<u>L40</u>
<u>L39</u>	L38 and path near determination	0	<u>L39</u>
<u>L38</u>	constraint near instructions	213	<u>L38</u>
<u>L37</u>	L36 and instruction	1	<u>L37</u>
<u>L36</u>	L35 and path near determination	4	<u>L36</u>
<u>L35</u>	signaling near message and constraint	824	<u>L35</u>
<u>L34</u>	L33 and path and executable	4	<u>L34</u>
<u>L33</u>	determination near constraint and instructions	53	<u>L33</u>
<u>L32</u>	constraint near executable near instruction	0	<u>L32</u>
<u>L31</u>	constraint near executable near function	0	<u>L31</u>
<u>L30</u>	L28 and executable	8	<u>L30</u>
<u>L29</u>	L28 and execute	6	<u>L29</u>
<u>L28</u>	L27 and instructions	8	<u>L28</u>
<u>L27</u>	L26 and message	8	<u>L27</u>
<u>L26</u>	L25 and path and determination	12	<u>L26</u>
<u>L25</u>	L22 and LSR	32	<u>L25</u>
<u>L24</u>	L23 and LSR	2	<u>L24</u>
<u>L23</u>	L22 and path near determination	31	<u>L23</u>
<u>L22</u>	executable near instruction and constraint	6608	<u>L22</u>
<u>L21</u>	L19 and instructions and executable	2	<u>L21</u>
<u>L20</u>	L19 and instructions and execute	3	<u>L20</u>
<u>L19</u>	L18 and LSR	9	<u>L19</u>
<u>L18</u>	L17 and constraints	36	<u>L18</u>
<u>L17</u>	PATH near RSVP	149	<u>L17</u>

<u>L16</u>	PATH RSVP and message and LSR	1	<u>L16</u>
<u>L15</u>	114 and PATH near RSVP	0	<u>L15</u>
<u>L14</u>	L13 and constraint	10	<u>L14</u>
<u>L13</u>	L12 and path near determination	10	<u>L13</u>
<u>L12</u>	L11 and LSRs	382	<u>L12</u>
<u>L11</u>	constraint and LSR	382	<u>L11</u>
<u>L10</u>	L9 and LSP	0	<u>L10</u>
<u>L9</u>	L8 and determination near constraint	19	<u>L9</u>
<u>L8</u>	message and path near determination and constraints	164	<u>L8</u>
<u>L7</u>	L6 and path near determination	3	<u>L7</u>
<u>L6</u>	constraint near processing	1150	<u>L6</u>
<u>L5</u>	L4 and message	7	<u>L5</u>
<u>L4</u>	L3 and constraint-based	10	<u>L4</u>
<u>L3</u>	constraint and path near determination	309	<u>L3</u>
<u>L2</u>	constraint-based near path near determination	0	<u>L2</u>
<u>L1</u>	message near carrying and path near determination	0	<u>L1</u>

END OF SEARCH HISTORY